

Model Name:GA-EP43-UD3L REV 1.2

SHEET

TITLE


SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	TABLE LIST
05	P4 LGA775 A
06	P4 LGA775 B,D
07	P4 LGA775 C
08	P4 L775 E,F,G,H
09	GMCH-Eaglelake HOST
10	GMCH-Eaglelake DDRII
11	GMCH-Eaglelake PCI E, DMI
12	GMCH-Eaglelake INT VGA
13	GMCH-Eaglelake GND
14	GMCH-Eaglelake PWR
15	DDRII CHANNEL A 1,2
16	DDRII CHANNEL B 1,2
17	DDRII TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH10 DMI, PCI, USB
20	ICH10 GPIO, CTRL
21	ICH10 SATA, FAN PWM
22	ICH10 VCC, GND
23	CLOCK-ICS9LPRS914
24	PCI SLOT 1, 2, PCIEX1 1~4
25	ITE8718/GB,RESET DRIVE
26	COM LPT, -PROHOT,DYNAMIC,RUSB
27	BIOS,CI,HWM,KB/MS

28	AZALIA ALC888
29	AUDIO JACK
30	VCORE PWM ISL6334CRZ
31	DISCRETE1 POWER,FAN CTRL
32	ATX POWER
33	JMicron JMB368
34	LAN REALTEK RTL8111C
35	FRONT PANEL,FUSB,FDD
36	TPM I/F-1.2

PWM各相位的擺法如下:



Gigabyte Technology			
Title	Cover Sheet		
Size	Document Number	GA-EP43-UD3L	Rev 1.2
Date:	Tuesday, December 01, 2009	Sheet 1 of 36	


Component value change history

Data	Change Item	Reason
97/04/01 EBOM:01A	1. P43 CHIPSET E-BOM	
97/04/15 EBOM:02	1. 修改LED的OWER及阻值:DEL R484,DR78. ADD DR79,,R348	
	2. ADD DR80,R300 10-->49.9,C158,LBC43 0ohm-->100PF for EMI	
	3. del Q3,Q4,BC11,BC9,R42,R15,PCI_BT1,PCI_BT2,R166,R168	
97/04/28 EBOM:10A	1. DDR2 VOLTAGE 1.83 --> 1.9V --> 2.0V --> 2.1V-->2.5V	
97/05/09 PBOM:10B	1. DR59,DR60 14K---->549ohm,del DR69	
	2. ADD U9(uP6262),R436,BC133 FOR CPU 超頻	
97/05/21 PBOM:10C	1. ICH,MCH PCI-E ,JM368的RX,TX串電容BOM 0.1U/Y5V-->0.1U/X7R,RTC RTCVDD -->X7R	
	2.ADD U6 FOR DDR TURN ON 2.1V ISSUE	
97/06/4 PBOM:10D	1. DEL Q107,R620,ADD R621	
	2.Q49(BAT54C) 限用 DII	
97/06/18 PBOM:10E	1.ADD MB_ID R283,DEL R282,Q87,Q91,R452,R498,R499,R500 FOR VTT_GMCH 1.2V	
	2.C197 0.1U/Y5V--->X7R	
	3.R300 49.9--->100 ohm ,C158 Y5V--->X7R for USB	
	4.DC20 0.01u--->1nf FOR CPU PSI ISSUE	
97/08/07 EBOM:20A	1.CPU 改為SMART FAN	
	2.L4,L7 CHOKE Footprint Change "CHOKE1U2-20A-1PQN"	
	3.獨立南橋1.1V 的電壓	
	4. ADD GPIO37 FOR LOAD LINE CALIBRATION	
	5.J368 改為1.8V;R209=100 OHM, ADD R640 FOR MB_ID2	
97/08/08 EBOM:30A	1.J368 改為1.8V;47--->44.2	2.T0252---改為POWER PACK
97/10/01 PBOM:10A	FOR EP45-UD3L-1.0	
	1.R183 18K-->9.09K;R184 9.76K--->4.3K	2.DR56 1.74K-->1.87K;DR81 1K--->590 OHM
	3.DR38 487--->549 ohm 4.R369 2.26K--->1.5K;R378 13.7K--->15.8K	
	4.NB,SB CHANGE HEAT SINK for UD series; PCIE1 SLOT改為白色	
	5.RQ3 由BJT改為 BAT54A FOR -HLED ISSUE	
97/11/17 EBOM:10A	FOR EP43-UD3L-1.0 1.P43 CHIP,HEAT SINK,UPI	
97/12/05 PBOM:10B	1.P-BOM,修改HEATSINK,調整部份阻值	
98/02/24 PBOM:10C	1.100UF 統一料號	
98/03/26 PBOM:11A	1.僅變更NB,SB heatshink料號金色改灰色	
98/05/13 PBOM:11B	1.Backup bios R56 pull-high 1k--->330 ohm; 移除SST BIOS	
98/11/06 EBOM:12A	1. FOR GA-EP43-UD3L-1.2	98/12/01 PBOM:12A 1. FOR GA-EP43-UD3L-1.2,轉P-BOM ADD PACKA

[illegible]

<p align="center"><i>Gigabyte Technology</i></p>			
<p align="center">BOM & PCB MODIFY HISTORY</p>			
<p>Size Custom</p>	<p>Document Number</p> <p align="center">GA-EP43-UD3L</p>	<p>Rev</p> <p align="center">1</p>	
<p>Date</p>	<p>Tuesday, December 04, 2009</p>	<p>Sheet</p>	<p>2 of 36</p>






BLOCK DIAGRAM



ICH8 GPIO LIST TABLE

PIN NAME	PWR WELL	AFTER/ BLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8 (DUALBIOS_INPUT)	P/U 8.2K 3VDUAL
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE (STP_PCI-)	N/A
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WF0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2 (STP_CPU-)	P/U 8.2K 3VDUAL
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27 (EL_STATE0)	P/U 8.2K 3VDUAL
GP28	STBY	OUT/LOW	PWR_LED (EL_STATE1)	N/A
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST	N/A
GP35	MAIN	OUT	SATACLKREQ#	N/A
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL

VCORE: 6 PHASE PWM--ISL6327CRZ




Gigabyte Technology

Title				
TABLE LIST				
Size B	Document Number			Rev
	GA-EP43-UD3L			1.2
Date:	Tuesday, December 01, 2009	Sheet	4 of 36	

HA/REQ:50歐姆+-15% [4/11]
ADSTB:50歐姆+-15% [4/14]

SP-CAP X 3PCS




LGA775A







LGA775
(1/8)

CPU-SK/775/S/15

0.667 X VTT FOR LGA775 PIN H2/F2



0.635 X VTT FOR LGA775 PIN H1/G10



CPU GTLREF RATIO




GTLREF_UV0	GTLREF_UV1	Ratio Set
HIGH	HIGH	0.67
LOW	HIGH	0.65
HIGH	LOW	0.63
LOW	LOW	0.615

Gigabyte Technology

Title P4_LGA775-A

Size Custom Document Number GA-EP43-UD3L Rev 1.2

Date: Tuesday, December 01, 2009 Sheet 5 of 36




	FSA	FSB	FSC	
	FSBSEL0	FSBSEL1	FSBSEL2	Clock
?	1	0	1	100MHz
?	1	0	0	133MHz
G33	0	1	0	200MHz
G33	0	0	0	266MHz
G33	0	0	1	333MHz
	0	1	1	400MHz

400/533

400/533/667/800

533/667/800/1066

667/800/1066/1333



Gigabyte Technology

File

P4_LGA775-B.D

Size

Document Number

GA-EP43-UD3L

Rev

1.2

Date:


Tuesday, December 01, 2009

Sheet


6

of


36




CPU-SK/775/S/15



CPU-SK/775/S/15




CPU-SK/775/S/15



CPU-SK/775/S/15



Gigabyte Technology

Title			P4_LGA775-E,F,G,H
Size	Document Number	GA-EP43-UD3L	
B		Rev	1.2
Date:	Tuesday, December 01, 2009	Sheet	8 of 36





PCIE16:16/5/5/5/16(breakout min 8/4/5/4/8) MCHB

Impedance=85 +- 17.5%



DMI:12/4/8/4/12
Impedance=95 +- 17.5%



2 OF 9

AC82P43-SLB89/BGA1254/[10HB1-030P43-10R]


Gigabyte Technology		
Title		
GMCH-PCI E & DMI		
Size Custom	Document Number	Rev
	GA-EP43-UD3L	1.2
Date:	Tuesday, December 01, 2009	Sheet 11 of 36

EXP_SM
0:SDVO OR PCIE
1:BOTH SDVO AND PCIE
EXP_SLR:
0:BTX PCIE are reversed
1:ATX PCIE normal

ITPM:
0:ENABLE ITPM
1:DISABLE ITPM


CEN:
0:DISABLE TLS
1:ENABLE TLS

CL_VREF:4/10
0.349V




Gigabyte Technology

TitleGMCH-INTERNAL VGADocument NumberGA-EP43-UD3LRev1.2Date: Tuesday, December 01, 2009Sheet12 of 36




Gigabyte Technology			
Title			
GMCH-GND			
Size		Document Number	
Custom		GA-EP43-UD3L	
Date:		Tuesday, December 01, 2009	Rev
Sheet		13	1.2
of		36	




DDR TERMINATION CHANNEL A

DDRVTT Decouple




DDR18V Decouple

DDRVTT Decouple




SBAA[0..2] <- SBAA[0..2] 10,15
-CSA[0..3] <- CSA[0..3] 10,15
CKEA[0..3] <- CKEA[0..3] 10,15
MAAA[0..14] <- MAAA[0..14] 10,15
MODT_A[0..3] <- MODT_A[0..3] 10,15




DDR TERMINATION CHANNEL B

DDR18V Decouple

DDRVTT Decouple




MODT_B[0..3] <- MODT_B[0..3] 10,16
SBAB[0..2] <- SBAB[0..2] 10,16
-CSB[0..3] <- CSB[0..3] 10,16
CKEB[0..3] <- CKEB[0..3] 10,16
MAAB[0..14] <- MAAB[0..14] 10,16





Gigabyte Technology

Title			GA-EP43-UD3L
Size			Document Number
Custom			Rev 1.2
Date:	Tuesday, December 01, 2009	Sheet	17 of 36









CLK GEN CK505

50歐姆 : [18/4/10/4/18]





50歐姆 : [18/4/10/4/18]

50歐姆 : [18/4/10/4/18]

50歐姆 : [4/10]

50歐姆 : [4/10]

50歐姆 : [4/10]





GSEL=1, 96Mhz from 14/15, SATACLK from 17/18
GSEL=0, SATACLK from 14/15, PCIECLK from 17/18

Gigabyte Technology












Title			CK505 CLK GEN
Size	Custom	Document Number	GA-EP43-UD3L
Date:	Tuesday, December 01, 2009	Sheet	23 of 36
			Rev 1.2

IT8712F LPC I/O






REV:0.1 驗證




Gigabyte Technology			
Title			
COM & LPT PORT			
Size	Document Number		Rev
Custom		GA-EP43-UD3L	1.1
Date:	Tuesday, December 01, 2009	Sheet	26 of 36

TEMP H/W MONITOR




CASE OPEN




Case Open Circuits

VOLTAGE-- H/W MONITOR



JP/1*2/BU/OH/O:;[1-2]CLOSE/X




KB/MS





Gigabyte Technology

Title			
BIOS/HW-MONITOR/CI/KB/MS			
Size	Document Number	Rev	
Custom	GA-EP43-UD3L	1.2	
Date:	Tuesday, December 01, 2009	Sheet	27 of 36

ATX POWER CONNECTOR



螺絲孔位置圖 (注意Footprint不同)



Gigabyte Technology			
Title ATX POWER CONNECTOR			
Size B	Document Number	GA-EP43-UD3L	
Date: Tuesday, December 01, 2009	Sheet	32	of 36
		Rev	1.2

